Menu

VLSI Training Program

PHYSICAL DESIGN TRAINING

Apply Now
Download Brochure

What You Will Learn

Floorplanning

Learn core floorplan strategies, power planning, utilization concepts, and chip layout optimization.

Placement

Understand standard cell placement, congestion handling, optimization flows, and timing-aware placement.

Clock Tree Synthesis

Build strong CTS concepts including skew balancing, buffering, clock routing, and timing improvements.

Routing

Master global routing, detailed routing, DRC fixing, and routing closure techniques.

Static Timing Analysis

Analyze setup, hold, timing paths, and timing closure methodologies.

Industry Projects

Work on real-time physical design projects and gain practical implementation experience.

What You Will Learn

Cadence Innovus

Synopsys ICC2

PrimeTime

Linux

TCL Scripting

STA Flow

PrimeTime

Synopsys ICC2

Start Your Career in VLSI Physical Design

Build strong industry-ready skills with practical implementation, expert mentorship, and project-based learning.

Enroll Now